DIGITAL LOGIC DESIGN (REC301)

Download notes of DIGITAL LOGIC DESIGN (REC301)

DLD Unit 2

DLD Unit 3

DLD Unit 4

DLD Unit 4+5

Upload your notes

Syllabus of DIGITAL LOGIC DESIGN (REC301)

UNIT I
Digital System And Binary Numbers: Number System and its arithmetic, Signed binary
numbers, Binary codes, Cyclic codes, Hamming Code, the map method up to five variable,
Don’t care conditions, POS simplification, NAND and NOR implementation, Quine McClusky
method (Tabular method).
UNIT II
Combinational Logic: Combinational Circuits: Analysis Procedure, Design procedure,
Binary adder-subtractor, Decimal adder, Binary multiplier, Magnitude comparator,
Multiplexers, Demultiplexers, Decoders, Encoders.
UNIT III
Sequential Logic And Its Applications: Storage elements: latches & flip flops,
Characteristic Equations of Flip Flops, Flip Flop Conversion, Shift Registers, Ripple
Counters, Synchronous Counters, Other Counters: Johnson & Ring Counter.
UNIT IV
Synchronous & Asynchronous Sequential Circuits: Analysis of clocked sequential circuits
with state machine designing, State reduction and assignments, Design procedure. Analysis
procedure of Asynchronous sequential circuits, circuit with latches, design procedure,
Reduction of state and flow table, Race-free state assignment, Hazards.
UNIT V
Memory & Programmable Logic Devices: Digital Logic Families: DTL, DCTL, TTL, ECL
& CMOS etc., Fan Out, Fan in, Noise Margin; RAM, ROM, PLA, PAL; Circuits of Logic
Families, Interfacing of Digital Logic Families, Circuit Implementation using ROM, PLA and
PAL; CPLD and FPGA.

Text Books:
1. M. Morris Mano and M. D. Ciletti, “Digital Design”, Pearson Education.
2. David J. Comer, “Digital Logic & State Machine Design”, Oxford University Press.
3. RP Jain, “Modern Digital Electronics”, Tata McGraw Hill Publication.

Reference Books:
1. DP Kothari and J.S. Dhillon, “Digital Circuits and Design”, Pearson Education.
2. A. Anand Kumar, “Fundamentals of Digital Circuits”, PHI Learning Pvt. Ltd

Leave a Reply

Your email address will not be published. Required fields are marked *